

RADC-TR-79-5 d Technical Re rvery 1979

LEVEL

ELECTRICAL CHARACTERIZATION OF 16K DYNAMIC RAMS

- F. D. Austin J. R. Florini

- E. L. Hunter F. A. Nezelek

DDC FILE COPY

AFTROVED FOR PUBLIC RELEASE; DISTRIBUTION UNLIMITED

ROME AIR DEVELOPMENT CENTER Air Force Systems Command Oriffic Air Force Dase, New York 13441

79 04 20

This report has been reviewed by the BADC Information Office (OI) and in releasable to the National Technical Information Service (NIIS). At NIIS it will be releasable to the general public, including foreign nations.

BADC-TR-79-5 has been reviewed and is approved for publication.

Arranged: Region C. Pillor
Budis C. BILON
Troject Engineer

APPROVED:

JOSEPH J. MARKEY

Chief, Reliability and Compatibility Division

FOR THE COMMANDER:

JOHN P. MUSS Acting Chief, Plane Office


If your address has changed or if you wish to be removed from the MADE mailing list; or if the addresses is so longer employed by your organisation please motify MADE (MADE) Criftics AVS ST 13441. This will assist to is nationalising a correct mailing list.

to not return this copy. Invale or incress.

### UNCLASSIFIED


(19) REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FO
RADC TR-79-5	SION NO. 3. RECIPIENT'S CATALOG NUMBER
4. TITLE (and Subtitle)	3. TYPE OF REPORT & PERIOD CON
ELECTRICAL CHARACTERIZATION OF 16K DYNAMIC RAN	Final Technical Report,
Z 12	6. PERFORMING ORG. REPORT NO
	N/A
Z. AUTHOP(s)	8. CONTRACT OR GRANT NUMBER
J. R. Florini F. A. Nezelek	F39602-77-C-0222
9. PERFORMING ORGANIZATION NAME AND ADDRESS IBM COrporation	10. PROGRAM ELEMENT, PROJECT, AREA & WORK UNIT NUMBERS
Federal Systems Division	62702F (12)
Owego NY 13827	6 2338 139
11. CONTROLLING OFFICE NAME AND ADDRESS	Feb 79
Rome Air Development Center (RBRM) 42 p1	13. NUMBER OF PAGES
14. MONITORING AGENCY NAME & ADDRESS(II different from Controlling	Office) 15. SECURITY CLASS. (of this report)
Same	UNCLASSIFIED
	154. DECLASSIFICATION DOWNGRA
6. DISTRIBUTION STATEMENT (of this Report)	N/A
ST. COST DISTORY STATEMENT (of the above of the Block of Mall	ferent from Report)
17. DISTRIBUTION STATEMENT (of the abstract entered in Block 20, if difference	
Same	
Same	
Same  16. SUPPLEMENTARY NOTES  RADC Project Engineer: Regis C. Hilow (RBRM)  19. KEY WORDS (Continue on reverse side if necessary and identity by block	t number)
Same  16. SUPPLEMENTARY NOTES  RADC Project Engineer: Regis C. Hilow (RBRM)	olithic, Semiconductor,
Same  18. SUPPLEMENTARY NOTES  RADC Project Engineer: Regis C. Hilow (RBRM)  19. KEY WORDS (Continue on reverse side if necessary and identify by block Memory, Dynamic RAM, Random Access Memory, Mon MOS, Testing, Characterization, Electrical Per	olithic, Semiconductor, formance, Case Temperature
Same  18. SUPPLEMENTARY NOTES  RADC Project Engineer: Regis C. Hilow (RBRM)  19. KEY WORDS (Continue on reverse side if necessary and identity by block Memory, Dynamic RAM, Random Access Memory, Mon MOS, Testing, Characterization, Electrical Per  20. ABSTRACT (Continue on reverse side if necessary and identity by block Electrical characterizations were performed on	olithic, Semiconductor, formance, Case Temperature  number) 16K dynamic RAMs available
Same  16. SUPPLEMENTARY NOTES  RADC Project Engineer: Regis C. Hilow (RBRM)  19. KEY WORDS (Continue on reverse side if necessary and identity by block Memory, Dynamic RAM, Random Access Memory, Mon MOS, Testing, Characterization, Electrical Per  20. ABSTRACT (Continue on reverse side if necessary and identity by block Electrical characterizations were performed on from the merchant semiconductor industry. Bas parameter limits were established and proposed	olithic, Semiconductor, formance, Case Temperature  number)  16K dynamic RAMs available ed on the data obtained, for a draft 38510 specifica-
Same  16. SUPPLEMENTARY NOTES  RADC Project Engineer: Regis C. Hillow (RBRM)  19. KEY WORDS (Continue on reverse side if necessary and identity by block Memory, Dynamic RAM, Random Access Memory, Mon MOS, Testing, Characterization, Electrical Per  20. ABSTRACT (Continue on reverse side if necessary and identity by block Electrical characterizations were performed on from the merchant semiconductor industry. Bas	olithic, Semiconductor, formance, Case Temperature  number)  16K dynamic RAMs available ed on the data obtained, for a draft 38510 specifica-
Same  18. SUPPLEMENTARY NOTES  RADC Project Engineer: Regis C. Hilow (RBRM)  19. KEY WORDS (Continue on reverse side if necessary and identity by block Memory, Dynamic RAM, Random Access Memory, Mon MOS, Testing, Characterization, Electrical Per  20. ABSTRACT (Continue on reverse side if necessary and identity by block Electrical characterizations were performed on from the merchant semiconductor industry. Bas parameter limits were established and proposed	olithic, Semiconductor, formance, Case Temperature  number)  16K dynamic RAMs available ed on the data obtained, for a draft 38510 specifica-

SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)



### TABLE OF CONTENTS

1.0	INTRODUCTION	1
2.0	OBJECTIVES OF THE PROJECT	2
3.0	CONCLUSIONS	2
4.0	PROFILE OF A 16K DYNAMIC RAM	4
5.0	CHARACTERIZATION APPROACH	7
	5.4 Memory Exerciser	7 9 11 13
		13
6.0		15
APPE	NDIX I 16K DYNAMIC RAM, VENDOR A	18
	MAC	19
	t <sub>CAC</sub> (Access time from CAS)	20
	t <sub>RP</sub> (RAS precharge time)	21
		22
	[2] [2] [2] [2] [2] [2] [2] [2] [2] [2]	23
		24
	t <sub>ASR</sub> (Row address setup time)	25
		26
	아들이 아이들의 그렇게 되었다면 하는 것만 있다. 이번 이를 하는 이렇게 하나지도 않는데 이번 하는데 하는데 이번 이번 이번 이번 사람이 되었다면 하는데 하는데 이번 이번 이렇게 하는데,	27
		28
		29
		30
		31
	t <sub>RWL</sub> (Write command to RAS lead time)	32



# TABLE OF CONTENTS (continued)

## APPENDIX I (continued)

# TABLE OF CONTENTS (continued)

APPENDIX I (continued)					
Schmoo V <sub>DD</sub> versus V <sub>BB</sub>					71
APPENDIX II 16K DYNAMIC RAM, VENDOR B			•		82
t <sub>CAC</sub> (Access time from CAS)					84
t <sub>RP</sub> (RAS precharge time)					85
t <sub>RAH</sub> (Row address hold time)					
t <sub>ASC</sub> (Column address setup time)					
t <sub>DS(W)</sub> (Data in setup time to WRITE)					
Cell retention time refresh period t <sub>REF</sub>					89
I <sub>DD</sub> 1 (Operating current)					
V <sub>IHC</sub> versus temperature (Input level sensitivity)					
Sink current (I <sub>OL</sub> )					92
Source current (I <sub>OH</sub> )					93
Schmoo V <sub>DD</sub> versus V <sub>BB</sub>					
Power supply transient currents					
APPENDIX III 16K DYNAMIC RAM, VENDOR C					
t <sub>CAC</sub> (Access time from CAS)	 •		•	•	100
RAC (Access time from RAS)	 •	•	•	•	101
t <sub>RP</sub> (RAS precharge time)					102
t <sub>RAH</sub> (Row address hold time)	 •	•	•	•	103
t <sub>ASC</sub> (Column address setup time)					104
tDS(W) (Data in setup time to WRITE)					
Cell retention time refresh period tREF		•	•	•	106
IDD (Operating current)			•		107
VIHC versus temperature (Input level sensitivity)		•		•	108
Sink current (IOI)					109

# TABLE OF CONTENTS (continued)

APPENDIX III (continued)	
Source current (I <sub>OH</sub> )	110
Schmoo V <sub>DD</sub> versus V <sub>BB</sub>	119
Power supply transient currents	
Tower supply transferr currents	could see to the could
APPENDIX IV 16K DYNAMIC RAM, PARAMETER COMPARISON PLO	OTS 115
t <sub>RAC</sub> versus temperature (Access time from the row	w address strobe). 116
t <sub>RP</sub> versus temperature (Row address strobe precha	
t <sub>RAH</sub> versus temperature (Row address hold time)	118
Operating I <sub>DD</sub> versus temperature	
Sink current (I <sub>OL</sub> ) versus temperature	
Device capacitance	
pevice capacitance	
APPENDIX V 16K DYNAMIC RAM, RECOMMENDED PARAMETER LIN	MITS 122
16K dynamic RAM rev. G date code 7751, AC charact	terization
data overview	
16K dynamic RAM rev. G date code 7751, DC charact	terization
data overview	
16K dynamic RAM - Timing (Read Cycle)	125
16K dynamic RAM - Timing (Write Cycle)	120
APPENDIX VI 16K DYNAMIC RAM, TEST ALGORITHMS	127
16K Dynamic RAM	128
Pattern 1	128
Pattern 2	
Pattern 3	
Pattern 4	
Pattern 5	
Pattern 6	130
Pattern 7	13

### **EVALUATION**

The prime objective of this study was to electrically characterize and specify in MIL-M-38510 detail specification format 16K bit dynamic random access memories (RAMs). Several different vendors' devices were to be evaluated to assure second source advantages of cost and delivery.

The specific approach to accomplish the above objectives was to perform a complete electrical characterization of 16K RAMs from the industry leader, referred to as "Vendor A" in this report. At the completion of this task other vendors' devices were to be selected and the critical electrical parameters evaluated. From the resulting data, a detailed MIL-M-38510 specification was to be prepared.

The results of this effort, as verified in this report, were successful in achieving the desired results. The 16K dynamic RAM available from at least three large semiconductor vendors was completely characterized and specified in MIL-M-38510 format. In fact, the resulting specification, nomenclatured M38510/240, was issued, coordinated and dated during the course of this contract.

This specification contains a comprehensive list of a-c and d-c parameters along with algorithmic test patterns needed to assure the electrical integrity of 16K dynamic RAMs. Critical tests peculiar to 16K dynamic RAMs, such as the "bump test" to guarantee sense amplifier performance are contained in this specification. Alpha particle emission from the packaging materials that can cause soft memory errors is also treated in this specification as an initial attempt at quantifying the effects of the problem in system operation. Future studies of the effects in alpha particles on dynamic RAMs will be pursued at RADC.

RADC, as preparing activity of MIL-M-38510, is responsible for managing the development and preparation of detail slash sheets for this specification. This study and future studies of this type will be contined to assure that the MIL-M-38510 detail specifications are electrically accurate, cost effective, timely and capable of guaranteeing that microcircuits will perform as specified in design applications.

RegisC. Hilow

REGIS C. HILOW Project Engineer

### 1.0 INTRODUCTION

The evolution of the 16K dynamic RAM is a result of one of the keenest concerted efforts by the semiconductor memory industry to date to provide the user base with a standard form, fit, and function memory device. The primary reason for its immediate acceptance by the user was its basic functional concept. With this functional concept well defined, the semiconductor industry was both ready and capable of producing such a high density device. Since its introduction in early 1976, capabilities such as a mature double polysilicon process and a complete menu of third-generation dynamic circuit techniques have come together throughout a broad segment of the industry to provide the user with the most attractive cost/performance memory technology to date.

The wide temperature range performance inherent in most designs has made it possible for the government to be offered these same cost/performance advantages in many main store applications. With this in mind, IBM Federal Systems Division (FSD) has performed electrical characterizations on 16K dynamic RAMs for this purpose. As a separate but related data item, a draft of the MIL-M-38510/240 military specification for the 16K dynamic RAM was prepared and submitted to RADC as part of this project.

This final report is comprised of a large quantity of reduced data which justifies the limits set forth in the proposed draft specification. It is hoped that it will serve as a comparison reference manual for future product designs and revisions.

The explanation of the operation of the 16K dynamic RAM is covered in numerous data books, articles, and application notes and will not be repeated in this report. Lengthy comments and wording are also minimized.

### 2.0 OBJECTIVES OF THE PROJECT

The objectives of the project were as follows:

- Characterize a popular version of a 16K RAM for the purpose of establishing draft specification limits.
- Demonstrate on a "best effort" basis that alternate devices made by more than one vendor are interchangeable on a pin and performance basis.
- 3. Generate a draft 38510 slash sheet specification for the 16K RAM using characterization data as a basis for establishing performance limits.

### 3.0 CONCLUSIONS

All objectives of the project were met or exceeded. With respect to "device interchangeability" aspects, reduced effort characterizations were performed during a two-month time window (April through May 1978). Therefore, for those vendors whose "production runner" was not available during that period, only a limited amount of data, consisting of highlight parameters (i.e., t<sub>RAC</sub>, I<sub>DD1</sub>, etc.), was collected on those particular devices.

It has been concluded that companies in the merchant semiconductor industry can supply a 16K dynamic RAM that will operate over the temperature range of -55°C case (instant on) to +110°C case (operating) with an access/cycle time of 200 NS MAX/375 NS MIN, a power supply tolerance of +10 percent, and a retention time of 1.0 MS minimum.

The data presented in Appendices I (Vendor A), II (Vendor B), III (Vendor C), and IV (Parameter Comparison Plots) are the basis for the conclusion. The recommended limits for all parameters are given in Appendix V (Recommended Parameter Limits).

Examination of the input high level data shows that the 2.7 V MIN generally specified by data sheets can safely be lowered to 2.4 V MIN which permits the device to be truly TTL compatible on all inputs. All three vendors, whose data is shown in the appendices, have subsequently agreed to the 2.4 V MIN up level for all inputs.

Cell retention time, one of the main concerns, is not a significant yield detractor at 110°C case temperature. The data shows that only a few of the samples did not meet the 1.0 MS MIN limit. With further process improvements and circuit adjustments, particularly those intended to reduce the device's vulnerability to alpha particle induced soft errors, should minimize the data retention time issue. The reasons for this improvement is discussed in section 5.0 in greater detail.

It is genuinely felt that the parameter limits set forth in Appendix V, with minor exceptions, will satisfy the majority of users and suppliers. Device interchangeability by several different sources is clearly demonstrated in Appendix IV.

### 4.0 PROFILE OF A 16K DYNAMIC RAM

In advance of describing the approach for achieving the objectives, it is perhaps best to give some perspective to the device being addressed by this project. The following table illustrates some aspects of the process, design, performance, and packaging. The entries, which consist of data accumulated over one year, are still changing, particularly in light of the recent alpha particle soft error discovery.

### 16K DYNAMIC RAM PROFILE

	Range	Most Common
Number of U. S. Vendors	9	N/A
Ground Rules	4-6 M	5 M
Oxide Thickness	800-1000 Å	850 X
Diffusion Depth	0.7-1.24	1.2,4
Die Size	$22-34K \text{ mil}^2$	23K mil <sup>2</sup>
Array/Chip Area Ratio	~42-50%	~50%
Cell/Bit Line Ratio	1/9-1/20	1/18
Cell Capacitance	0.032-0.080 PF	0.05 PF
Data Matrices	2-4	2
Number of Sense Amps	128-256	128
Sense Amps	Static-Dynamic	Dynamic
Access (t <sub>RAC</sub> )/Cycle	150-300/320-410 NS	200/375 NS
Operate/Standby Power (typ)	260-385/6-20 MW	300/12 MW
Supply Voltages	+12V,+5V,-5V + 10%	Same
Packages to the patron of the part of the	16 PIN DIP/FP or 18 I consisting of stacked carriers on a pinned available.	DIPS or multiple


Common to all these designs is the use of metal word lines and diffused bit lines, unlike at least one Japanese version where the opposite is true. Buried contacts are used extensively, and in some cases, second level poly has been used in the peripheral support circuits.

There is little variation in the one-device double polysilicon cell structure. Most are fabricated with six or seven mask NMOS processes.

From a circuit standpoint, at least one manufacturer uses static sense amplifiers and 4-storage matrices. This arrangement uses 256 sense amplifiers with 32 cells on each of the balanced bit lines. A large sensing margin is achieved partially due to the low bit line to cell capacitance ratio allowing more freedom in setting the value of the sense amp trip point. Much more common is the 128-dynamic sense amp scheme which incorporates 64 cells on each bit line half. Although the high bit line to cell capacitance ratio reduces the signal swing, present day designs have, in the process of reducing susceptability to alpha particle induced soft errors, made process changes that tend to increase the cell capacitance as well as store a much higher signal on it. The resulting high signal swing also gives some added freedom for choosing the trip point of the sense amplifier. For both the static and dynamic versions, the large signal swings have allowed for trip point settings which result in an "apparent" data retention time improvement.

The input circuits (except clocks), shown in Figure 1, are comprised of latches having a signal input and a reference input and an associated holding capacitor for each. The holding capacitors are gated off immediately after RAS or CAS becomes active so that the latch may progress in a changing state while the input signals are changing

to a new value. In some cases, a common mode boost signal is applied to the gates of both sides of the input latch to ensure that the correct side turns on.



The second secon

Figure 1

Input level compatability with TTL circuits for all inputs including clocks is now guaranteed and advertised by many suppliers.

The clock inputs are slight modifications of a standard boot strapped inverter which does account for nearly all the standby power consumption of the device except in those cases where static sense amplifiers are employed. Since the bulk of the operating power is dynamic, it is a direct function of frequency and the duration of the active RAS time. As a result, some devices having a high component of static power may meet a specification for a given cycle time and RAS active time, but when used in an application where the RAS active time to cycle time ratio approaches one, the power dissipation could become many times that of a fully dynamic part and for that particular application could not be considered interchangeable with it.

Data retention time is 10 to 20 times better than that exhibited by early versions of the 16K RAM. This is due, in part, to higher signal swings and lower sense amp trip point values. Other improvements such as diffused guard rings around the periphery of the storage matrix and improved gettering have reduced cell leakage currents.

From the author's viewpoint, the most impressive section of the RAM design is the control timing generator. Over 20 precisely timed control signals, some that operate twice each cycle, are developed to synchronize the orderly sequence of events. It is the generator that provides the dynamics for the dynamic RAM.

Finally, since the operating basis for the dynamic RAM amounts essentially to the charging and discharging of capacitors, which accounts for very low power per bit, the profile of the power supply current waveforms demand that good high frequency decoupling in moderate to large amounts be placed strategically throughout the second level assembly for the VDD (+12V) and VBB (-5V) supplies.

#### 5.0 CHARACTERIZATION APPROACH

### 5.1 RATIONALE

The philosophy established at the outset of the projects was to arrive at a set of specification limits that were both attractive to a user and deliverable by the industry with very little added in the way of special electrical tests. Rather than testing a large number of samples from one vendor, the assets were used to collect data from fewer samples representing several suppliers instead.

This philosophy had proven to be the correct one considering the frequent number of design tweaks and die shrinks that have occurred during the span of the project.

For a reasonable given set of constraints, it is not possible or even desirable to characterize indefinitely the large number of design variations from every supplier. During the last quarter of 1977, a quick snapshot view of devices from the industry (nine United States manufacturers) showed that although all had a good set of goals and plans, the individual designs showed varying degrees of maturity. The strengths and weaknesses of many of the designs could definitely be seen at that time. The original plan of choosing one of the most stable and popular designs for a full characterization was implemented with the intent of looking at designs from other manufacturers at a later date when prospects would be better for getting production versions.

Following the above course led to the full characterization of devices from Vendor A (see Appendix I). Subsequent characterizations of Vendors B and C were also performed (see Appendices II and III). The highlight parameters are plotted and shown in Appendix IV.

In order to give some perspective to the project in relation to the production ramp-up of the 16K RAM, the following is offered. Approximately nine months after the outset of the project, the list of nine United States manufacturers has grown to eleven. According to Dataquest estimates (July 14, 1978, Dataquest newsletter), only three of these United States companies are shipping at a rate of 500K or more units per quarter, five are shipping 50K units per quarter, and the remaining are still in the sampling stage.

The foregoing illustrates that although the 16K RAM is a viable product, many changes and much "learning" is still taking place within the industry. New processes or designs aimed at reducing alpha particle vulnerability is also proliferating the number of devices that are available to consider. The overall point, reemphasized, is that the characterizations performed were done with the intent of determining mutually reasonable specification limits for the purpose of providing the government with a draft document for procuring devices on a timely basis from more than one source at a reasonable cost and minimum procurement risk. No attempt was made to establish binning criteria or parameter distribution for any vendor's product.

#### 5.2 TEMPERATURE RATIONALE

Because the most important parameter of a dynamic RAM, data retention time, is a strong function of temperature (halving every 5-20°C), the previously accepted but vague concept of <u>ambient</u> temperature is not acceptable for characterization purposes. There is a wide variation of conditions for specifying as well as for interpreting the meaning of this term. In system thermal definition and analysis, it is not a usable parameter. In some military high-altitude applications, for example, there is no "air," still or moving, demonstrating the inadequacy of the standard "ambient" temperature specification. Even in commercial applications, the temperature environment is usually modified by fans or heat sinks or other conduction methods all of which require a more accurate method for specifying device temperature.

As a better choice, junction temperature seems at first to be more useful since junction-to-case thermal resistance has been measured and calculated and is related only to the properties and dimensions of the chip and package. However, one is sometimes faced with the problem of defining just where and at what temperature the precise junction is. To date, direct measurement of temperature at the precise junction locations has not been practical, although temperatures in the "junction vicinity" have. Models have been developed to calculate precise junction temperatures but cannot be experimentally verified. Therefore, to circumvent this age old problem, of which the author is well aware, a more practical concept has been set forth, one that is suitable for engineering or production environments.

For the purpose of this project, junction temperature is defined as the average bulk temperature of the silicon chip. This is an easily acceptable definition if it is remembered that in memory devices the power is dissipated quite evenly accross the chip. In this particular case, the 16K RAM device chip temperature was measured with an infrared radiometric microscope while the chip was being sequentially addressed at a 375 NS cycle rate. The resultant "junction" to case thermal resistance was three to five degrees C per watt referenced to the bottom side center of the 16 pin DIP. This number was verified on two radiometer setups and was subsequently verified by one device vendor.

Further, it is realized that this method as well as others could be considered controversial or not acceptable by some; however, it was used to estimate junction temperatures in this characterization and has proven to be usable. To further remove any ambiguity, it was

decided to specify the device temperature range in terms of <u>case</u> temperature measured at the bottom center of the DIP. In addition, the junction-to-case thermal resistance is specified at 15°C/watt maximum (three times the measured value) to account for measurement variations. Within this framework, the junction temperature for electrical or reliability concerns is considered to be less than 7°C above the case temperature at cycle times of 375 NS.

#### 5.3 TMEPERATURE FIXTURING

The temperature forcing system used for the entire range of -55°C to +110°C case was a Temptronic hot probe (Model TP 26/27H) and cold probe (Model TP 27C). Temperature measurements were made with a Digitec Thermocouple Thermometer (Model 590 TC Type T). A 20-mil diameter copper constantan thermocouple was attached to the device socket with a small piece of low emissivity tape.

The thermocouple is an averaging device and therefore measures the average of everything that contacts the junction bead and therefore must be calibrated to case temperature. When a thermospot forcing system is used, a hot or cold probe is brought in contact with the lid of the test package. When the hot probe is used, the heat flow is downward toward the device, socket, and card. Conversely, when the cold probe is used, the heat flow is in the opposite direction and toward the probe. Therefore, when measuring case temperature, the thermometer reading will contain a negative error when the hot probe is used and a positive error when the cold probe is used. Put another way, the actual case temperature will be higher than indicated at high temperatures and lower than indicated at low temperatures.

To quantify this error, the entire card, thermocouple, and device are put in an oven having fan-forced violent air movement. The device is unpowered, and under these conditions the case, socket, card, and entire thermocouple bead are assumed to be at the same temperature. A low current (100 UA) is passed through an input protection diode while no other power is applied to the chip. At several temperatures over the -55°C to +110°C range, both the value to the thermometer indicator and the diode voltage is plotted.

Next, with the device, socket, and thermocouple still intact, the card is transferred to the thermal probe fixture where all future characterizations will be done. Here, the calibration curve is completed by adjusting the temperature for diode voltage readings previously obtained and recording the <u>indicated</u> temperature. This curve is illustrated in Figure 2 below.




Figure 2

Referring to the illustration, the true case temperature is taken to be that measured in the oven environment. The fixturing error is the difference between the oven fixture indications and the thermal probe fixture indications. For this particular project, the error was found to be:

> $T_E = 0.04 (T-25)^{\circ}C$ where T = the indicated thermometer reading where  $T_E =$  the error in the indicated thermometer reading

Tcase =  $T + T_E = T + 0.04$  (T-25) Tcase = 1.04T - 1 °C

The repeatability of the setup was determined to be within  $0.5^{\circ}$ C at an indicated reading of  $100^{\circ}$ C.

#### 5.4 MEMORY EXERCISER

The memory exerciser used for all testing was a Siemans Venture V200 geared primarily for engineering characterizations. The exerciser is equipped with a topological memory for both the X and Y address fields. All devices were tested in a topologically pure fashion using topo maps readily available from each vendor.

#### 5.5 TEST ALGORITHMS

The test algorithms are given in Appendix VI. Functional algorithms are test patterns which define the exact sequence of events used to verify proper operation of a random access memory. Each algorithm serves a specific purpose. Appendix VI gives detailed

descriptions of the patterns used for device characterization. All are commonly known patterns and should be quite simple for most test systems to implement. The subject of identifying the ideal efficient pattern (i.e., minimum test time/maximum effectiveness) is not within the scope of this project. Separate studies have been performed on this subject, but it is too early to draw a conclusion based on these algorithms being used in actual production or failure analysis testing. Nonetheless, the economic importance of this subject is recognized and will be addressed in future activities.

#### 5.6 SAMPLE SELECTION CRITERIA

One of the primary objectives of the project was to provide a set of specifications for the 16K dynamic RAM that would afford the government the same cost/performance advantages available to private industry. To assist in achieving this goal, the samples were chosen to implement the following plan:

- a. Procure and test 25 commercial grade (0° to 70°C) RAMs from several vendors and determine the performance and extended temperature range capabilities <u>inherent</u> in each of the designs.
- b. Fully characterize 25 samples of a popular version and follow with at least two additional versions.
- c. Write a draft specification, using the characterization data base, the industry can meet with as little additional special testing as possible.

The selection of samples prescreened to any criteria other than that outlined on the previous page would have biased the outcome and made it impossible to achieve the original goal.

### 6.0 PRESENTATION AND EXPLANATION OF THE DATA

All electrical measurements were taken at -55°C, +25°C, and +110°C case temperature. After reduction, it was plotted to a smooth curve format so that parameter values could be lifted for other intermediate temperatures.

The AC data was plotted to a particular and useful format. All data concerning a single parameter is presented on a single page. The first plot at the top of the page shows the cumulative distribution of the sample group for that parameter. A glance at this plot shows if maverick parts exist in the sample. The second plot shows how the parameter varies with power supply voltage  $(V_{\overline{DD}})$ , while the third plot illustrates how the parameter performs over the full temperature range.

Cell retention was measured at three elevated temperature points (90°C, 100°C, and 110°C case) using pattern five in Appendix VI. These plots show retention time halving every 5° to 20°C with 12°C being typical. Slopes of retention time versus temperature do not seem to be related to the absolute value at any temperature. Thus, a device having a low retention time and shallow slope initially at a given temperature might have a longer retention time than one starting with a higher initial value having a steeper slope when both are measured at a higher temperature. In any case, a 1.0 MS MIN limit at 110°C case can be met with little fallout.

Plots of output source and sink capability were made on a pulsed basis since the output is at a valid level for only a short 10 USEC interval.

### TYPICAL OUTPUT RESISTANCE (OHMS)

		Vendor A	Vendor B	Vendor C
Sourcing	-55°C	98	42	46
	+25°C	126	58	66
	+110°C	159	82	93
Sinking	-55°C	21	13	16
701	+25°C	31	20	26
	+110°C	44	29	38

An empirically derived equation for calculating standby and operating current is shown in Appendix I for Vendor A. Some published equations are derived from a slope of  $I_{DD1}$  vs frequency where the intercept of the current axis for  $\overline{RAS}$  and  $\overline{CAS}$  is active when the frequency is zero. In a system design, this would not usually be the case, as one would normally make  $\overline{CAS}$  and  $\overline{RAS}$  inactive for this condition. In very large systems, this seemingly minor error could have a heavy impact on the choice of the power regulators. The equation shown is included to serve only as an example.

The last set of plots for each vendor show the  $V_{DD}$  vs  $V_{BB}$  schmoos. These schmoos indicate a large margin of operation for supply voltages. Both a 5% and a 10% "box" are shown. For the characterization, the  $V_{BB}$  power supply was limited to -7.0 V maximum and the  $V_{DD}$  supply was limited to 15.0 V maximum to remove the possibility

of accidentally exceeding the maximum 22.0 V breakdown limit since the sample size was small. The only notable point is that the left edge of the schmoos are different—Vendor A is rather abrupt while Vendor B is more rounded. Vendor B plots also show wide variation in  $V_{BB}$  dependency from device to device, but since schmoo boundries are generally determined by a relatively few number of cells on the chip, no great significance can be attached to that behavior, particularly if the tight schmoo (Unit #8) is not a trend.


Appendix IV, Parameter Comparison Plots, is included as a convenient comparison of the highlight parameters ( $t_{RAC}$ ,  $t_{CAC}$ ,  $I_{DD1}$ , etc.). The dotted lines on the plot indicate the proposed spec limit for that parameter. The intent here is to demonstrate to a high degree that the devices are interchangeable for all the proposed limits. To this end also, a memory system was populated with a mixture of devices from the three vendors and has operated over the full  $-55^{\circ}$  to  $+110^{\circ}$ C environment.


Appendix V is a list of the 39 AC and 19 DC proposed paramter limits that reflect the results of the data obtained from all of the characterizations.


APPENDIX I


16K DYNAMIC RAM


VENDOR A

























 Vendor: A
 16K DYNAMIC RAM
 By J.F.& F.N. Date 2/10/78


 P/N:
 READ COMMAND SET-UP TIME
 V 5.5V
 V CC 5.0V


 REV: G
 t RCS
 LOAD N.A.
 ADDR PAT. MULTIPLE


 # DEVICES 25
 DATA PAT. MULTIPLE


































#### 16K DYNAMIC RAM

Vendor: A			
P/N:	CELL RE	TENTION	TIM
REV:G Date Code: 7751	REFRESH	PERIOD	tRE
# doubless 25			






 Vendor:
 A
 16K DYN/MIC RAM
 By J.F.& F.N. Date 2/11/78


 P/N:
 WRITE COMMAND SET-UP TIME
 VBB -5.5V VCC 5.0V


 REV:
 G
 LOAD N.A.


 Date Code:
 7751
 twcs
 ADDR PAT. MILITIPLE

 # DEVICES
 25
 DATA PAT. MILITIPLE











# Output Turn-Off Delay CAS Rise to Output High-Z

#### Measurement reference levels:

## 1.5 V to 10% change on output



Load Configuration




Unexpanded View, Depicting Data Out with Respect to CAS

## CAS Rise to Output High-Z

#### Measured:

1.5 V to 10% change on output

V <sub>D</sub>	.P. =13	. 2	V
$V_{DL}^{DD}$	=13 =-5 = 5	. 5	V
VBE	= 5	. 0	V






VENDOR A

Rev G D.C. 7751 25°C(case) t<sub>OFF</sub>=24 ns

Maximum unit 10

CAS

Data out




## CAS Rise to Output High-Z

#### Measured:

1.5 V to 10% change on output

W.				
V.	n=:	13.	2	V
V V B V C	D=-	-5.	5	V
VB	B=	5.	0	V





VENDOR A

Rev G D.C. 7751

Minimum unit 24





$$\frac{-55^{\circ}\text{C(case)}}{\text{t}_{\text{OFF}}}$$
=16 ns

CAS

Data out




## CAS Rise to Output High-Z

Measured:

1.5 V to 10% change on output

$$\frac{\text{W.C.P.S.}}{\text{V}}_{\text{DD}} = 13.2 \text{ V} \\ \text{V}_{\text{BB}} = -5.5 \text{ V} \\ \text{V}_{\text{CC}} = 5.0 \text{ V}$$



VENDOR A


Rev G D.C. 7751

Typical Unit 14





CAS Data out



#### CAS Rise to Output High-Z

#### Measured:

1.5 V to 10% change on output

Data Out

110°C(case) t<sub>OFF</sub>=30 ns

CAS



VENDOR A

Rev G D.C. 7751

Maximum unit 10

Data out

CAS



Data out

CAS





## CAS Rise to Output High-Z

#### Measured:

1.5 V to 10% change on output

W.C.P.S.	Data out	
VDD=13.2 V VB=-5.5 V VCC = 5.0 V	$\frac{110^{\circ}\text{C(case)}}{\text{t}_{\text{OFF}}}^{=28 \text{ ns}}$	
	CAS	







## CAS Rise to Output High-Z

#### Measured:

1.5 V to 10% change on output

W.C.P.S.	.m.go on outp	Data out		
V <sub>DD</sub> =13.2 V V <sub>DD</sub> =-5.5 V V <sub>CC</sub> = 5.0 V				
$V_{BB}^{D} = -5.5 \text{ V}$		110°C(0000)		
VCC 5.0 V		$\frac{110^{\circ}\text{C(case)}}{\text{t}_{\text{OFF}}^{=26} \text{ ns}}$		
		CAS		





# 16K DYNAMIC RAM DEVICE CAPACITANCE

VENDOR A

REV.G D.C. 7751

Device input and output capacitance measurements were made using a BOONTON Model 75B-S8 capacitance bridge. This bridge uses a test frequency of 1.0 MHZ. The test signal amplitude was set at 20MV P-P.


Measurements were made with nominal voltages applied, and taken under biased conditions. Increasing bias from OV to 2.4V or 2.7V in the case of the clock inputs, increases capacitance by 1.0 to 1.5 pF. The WORSE CASE reading for each input and the data output pin are recorded below.


PIN 2 D<sub>IN</sub> ≠ 2.1 pF PIN 3  $\overline{WRITE} = 3.5 pF$ PIN 4  $\overline{RAS} = 4.0 \text{ pF}$ PIN 5 A<sub>0</sub> = 2.0 pFPIN 6 A2 = 1.8 pF= 1.9 pFPIN 7 A<sub>1</sub> PIN 10 A<sub>5</sub> = 2.0 pFPIN 11 A = 1.9 pFPIN 12 A3 = 2.1 pFPIN 13 A6 = 2.2 pFPIN 14 D<sub>OUT</sub> = 2.8 pF PIN 15 CAS = 4.3 pF

## 16K DYNAMIC RAM

## DYNAMIC TEST SET-UP FOR OUTPUT CURRENT

SOURCE CURRENT (I<sub>OH</sub>)
SINK CURRENT (I<sub>OL</sub>)





16K DYNAMIC RAM

SOURCE CURRENT(IOH)


By: F.A.N. Date: 2/15/78

 $v_{DD} = 10.8V$   $v_{BB} = -5.5V$   $v_{CC} = 5.0V$ 

• 25°C ⊙ 110°C △ -55°C

Vendor: A

REV.: G
Date Code: 7751
# DEV.: 23



15% DYNAMIC RAM

SINK CURRENT(IOL)

Vendor: A


2/U:
REV.: G
Date Code: 7751


DEV.: 23


By: F.A.N. Date: 2/15/78


 $v_{DD} = 10.8V$   $v_{BB} = -5.5V$   $v_{CC} = 5.0V$ 


. 25°C ⊙ 110°C △ -55°C

















#### POWER CALCULATION CHART

 $I_{DD1}$  OPERATE =(a  $t_{RAS} + I_{DD2} t_{RP} + b) F_1$ 

IDD3 REFRESH = IDD2 + cF2

Where  $t_{RAS} = \overline{RAS}$  pulse width in USEC.

t<sub>RP</sub> = RAS precharge time in USEC.

a,b = constants in MA.

c = constant in MA/MHZ.

I<sub>DD2</sub> = Standby Current(RAS & CAS inactive)

F<sub>1</sub> = Operating frequency in MHZ.

F<sub>2</sub> = Refresh frequency in MHZ.


	a	I <sub>DD2</sub>		b		I <sub>DD3</sub> *		С		IBB1&3		
TEMP.	TYP.	MAX	TYP.	MAX	TYP,	MAX	TYP.	MAX	TYP.	MAX	TYP.	MAX
-55°C	5.20	6.0	0.47	0.54	7.47	7.95	15.3	15.8	5.57	5.72	-0.10	-0.13
+25°C	3.24	3.8	0.33	0.54	7.47	7.67	14.3	14.7	5.23	5.36	-0.05	-0.06
+110°C	2.02	2.3	0.23	0.28	7.42	7.70	13.6	14.0	5.02	5.15	-0.03	-0.035


\*  $\overline{RAS}$ -Only Refresh,  $I_{DD3}$  @  $t_{RC}$ =375NS(2.667MHZ.)


IBB1 = Operating (2.667MHZ.) SUBRATE CURRENT.


IBB2 - Standby SUBTRATE CURRENT - 1.5UA MAX @ -55°C


TEMPERATURE IS CASE
CURRENTS are in MA unless otherwise specified.

















16K DYNAMIC RAM
OPERATING CURRENT

IBB1


By J.R.F. Date 1/5/78

VBB -5.09 VCC +5.09


LOAD 1 SCHOTTKY TTL + 50 pFd
ADDR PAT. WALKING DIAGONAL


DATA PAT. MAJOR DIAGONAL "1"


CUMULATIVE DISTRIBUTION



#### VERSUS TEMPERATURE








# POWER SUPPLY TRANSIENT CURRENT

## TEST SETUP



#### 16K Dynamic RAM

Vendor: A

P/N:

Rev: G

Date Code: 7751

Power Supply Transient Currents

 $I_{DD}$ 

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 \text{ V}$ 

 $V_{BB} = -4.5 V$   $V_{CC} = 5.0 V$ 

Vertical:  $\overline{RAS}$  &  $\overline{CAS} = 2 \text{ V/cm}$ 

 $I_{DD} = 20 \text{ mA/cm}$ 

Horizontial:50 ns/cm

 $T_{case} = 25^{\circ}C$ 

RAS

CAS

Normal Cycle



RAS

CAS

Long RAS Cycle

 $I_{DD}$ 



RAS

CAS

RAS only Cycle

 $I_{DD}$ 

Vendor:

P/N:

Rev: G

Date Code: 7751

Power Supply Transient Currents

 $I_{DD}$ 

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 \text{ V}$   $V_{BB} = -4.5 \text{ V}$   $V_{CC} = 5.0 \text{ V}$ 

Vertical:

RAS & CAS =2 V/cm

 $I_{DD} = 20 \text{ mA/cm}$ 

Horizontial: =50 ns/cm

T<sub>case</sub>=110°C

RAS

CAS

Normal Cycle

 $I_{\mathrm{DD}}$ 

RAS

CAS

Long RAS Cycle

IDD



RAS CAS

RAS only Cycle

Vendor:

P/N: Rev:

G

Date Code: 7751

Power Supply

**Transient Currents**  $\mathbf{I}^{DD}$ 

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 \text{ V}$ 

 $V_{BB} = -4.5 V$   $V_{CC} = 5.0 V$ 

Vertical:

RAS & CAS =2 V/cm

I<sub>DD</sub> =20 mA/cm

Horizontial: 50 ns/cm

T<sub>case</sub> =-55°C

RAS

CAS

Normal Cycle

IDD

RAS

CAS

Long RAS Cycle

IDD

RAS CAS

RAS only Cycle

Vendor:

P/N:

G

Rev: Date Code: 7751

**Power Supply Transient Currents** 

 $I_{BB}$ 

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 \text{ V}$   $V_{BB} = -4.5 \text{ V}$   $V_{CC} = 5.0 \text{ V}$ 


Vertical:


RAS & CAS = 2 V/cm


 $I_{BB} = 20 \text{ mA/cm}$ 

Horizontial: 50 ns/cm

T<sub>case</sub> = 25°C







Vendor: P/N:

Rev:

G

Date Code: 7751

**Power Supply Transient Currents** 

 $I_{BB}$ 

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 \text{ V}$   $V_{BB} = -4.5 \text{ V}$   $V_{CC} = 5.0 \text{ V}$ 


Vertical:

RAS & CAS = 2 V/cm


 $I_{BB} = 20 \text{ mA/cm}$ 

Horizontial: 50 ns/cm

Tcase = 110°C



Normal Cycle



RAS CAS BB RAS only Cycle

Vendor:

P/N: Rev:

G

Date Code: 7751

Power Supply Transient Currents

 $I_{BB}$ 

By: J.R.F. Date: 2/15/78

 $V_{DD}$  = 13.2 V

 $V_{BB} = -4.5 V$   $V_{CC} = 5.0 V$ 


Vertical:


 $\overline{RAS} \& \overline{CAS} = 2 \text{ V/cm}$ 


 $I_{SS} = 20 \text{ mA/cm}$ 

Horizontial: 50 ns/cm

 $T_{case} = -55$ °C







Vendor:

P/N: Rev:

G

Date Code: 7751

Power Supply Transient Currents

ISS

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 V$ 

 $V_{BB} = -4.5 V$   $V_{CC} = 5.0 V$ 

Vertical:

RAS & CAS = 2 V/cm

 $I_{SS} = 20 \text{ mA/cm}$ 

Horizontial: 50 ns/cm

Tcase = 25°C RAS

CAS


Normal Cycle

RAS

CAS

Long RAS Cycle

I<sub>SS</sub>



RAS CAS

RAS only Cycle

Vendor:

P/N:

Rev:

Date Code: 7751

Power Supply **Transient Currents** 

ISS

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 \text{ V}$   $V_{BB} = -4.5 \text{ V}$   $V_{CC} = 5.0 \text{ V}$ 

Vertical:

RAS & CAS = 2 V/cm

 $I_{SS} = 20 \text{ mA/cm}$ 

Horizontial: 50 ns/cm

 $T_{case} = 110$ °C

RAS

CAS



Normal Cycle




RAS

CAS

Long RAS Cycle

ISS



RAS CAS

RAS only Cycle

Vendor:

P/N: Rev: G

Date Code: 7751

Power Supply Transient Currents

ISS

By: J.R.F. Date: 2/15/78

 $V_{DD} = 13.2 \text{ V}$   $V_{BB} = -4.5 \text{ V}$   $V_{CC} = 5.0 \text{ V}$ 

Vertical:

 $\overline{RAS} \& \overline{CAS} = 2 \text{ V/cm}$ 


 $I_{BB} = 20 \text{ mA/cm}$ 


Horizontial: 50 ns/cm


 $T_{case} = -55$ °C


RAS CAS



















in constitution of























APPENDIX II


16K DYNAMIC RAM

VENDOR B














The series of the series

















#### 16K DYNAMIC RAM

Vendor: B
P/N:
REV: (Shrink)
Date Code: 7820

CELL RETENTION TIME
REFRESH PERIOD t<sub>REF</sub>


By E.L.H. Date 7/12/78


V<sub>DD</sub> 10.8V V<sub>BB</sub> -5.5V


ADDR. PAT. DYNAMIC REFRESH
DATA PAT. SINGLE X-BAR


V<sub>IHC</sub> 2.7V

V<sub>I</sub>
V<sub>I</sub>
V<sub>I</sub>
U.8V









16K DYNAMIC RAM


SINK CURRENT(IOL)

By: J.R.F. Date: 6/29/78

. 25°C ⊙ 110°C △ -55°C

Vendor: B

P/N:
REV.: (Shrink)
Date Code: 7820
# DEV.: 7




16K DYNAMIC BAM

SOURCE CURRENT(IOH)


• 25°C ⊙ 110°C △ -55°C


Vendor: B

P/N: (Shrink)
Date Code: 7820
# DEV.: 7





and the second






The second second










APPENDIX III


16K DYNAMIC RAM


VENDOR C





























#### 16K DYNAMIC RAM


endor:	C		Π.
/N:		CELL RETENTION	TIM
EV:	ie: 0278	REFRESH PERIOD	t RE






and the second







16K DYNAMIC RÁM

SINK CURRENT(IOL)

By: J.R.F. Date: 6/29/78


> V<sub>DD</sub> = 10.8V V<sub>ER</sub> = -5.5V

VBB = -5.5V VCC = 4.5V

• 25°C ⊙ 110°C △ -55°C

Vendor: C

P/N: REV.: Date Code: 0278





16K DYNAMIC RAM


Vendor: C P/N: REV.: Date Code: 0278 # DEV.: 7 SOURCE CURRENT(IOH)


By: J.R.F. Date: 6/28/78

• 25°C ⊙ 110°C △ -55°C









VENDOR: C 16K DYNAMIC RAM By: J.R.F. 6/2/78 P/N: Rev.: Date Code: 0278 POWER SUPPLY TRANSIENT CURRENTS  $V_{DD} = 13.2V$   $V_{BB} = -4.5V$   $V_{CC} = 5.0V$ Vert.:  $\overline{RAS}$  &  $\overline{CAS}$  = 1 V/CM  $I_{\overline{DD}}$  = 20 MA/CM RAS Horiz.: 50 NS/CM CAS -55 °C JUNCTION IDD RAS CAS 25 °C JUNCTION IDD RAS CAS 110 °C JUNCTION IDD


APPENDIX IV


16K DYNAMIC RAM

PARAMETER COMPARISON PLOTS












DIETZUEN CORPUBATION

The second secon



AND THE WAR TO SHEET





San San San San San

#### 16K DYNAMIC RAM

#### DEVICE CAPACITANCE

Device input and output capacitance measurements were made using a BOONTON Model 75B-S8 capacitance bridge. This bridge uses a test frequency of 1.0 MHZ. The test signal amplitude was set at 20 MV P-P.

Measurements were made with nominal voltages applied, and taken under biased conditions. Increasing bias from 0.0V to 2.4V or 2.7V in the case of the clock inputs, increases capacitance by 1.0 to 1.5 pF. The WORSE CASE reading for each input and the data output pin are recorded below.

			VENDOR	
		A	В	C
2	DIN	$=$ $\overline{2.1 \text{ pF}}$	1.9 pF	2.3 pF
3	WRITE	= 3.5 pF	2.4 pF	3.1 pF
4	RAS	= 4.0 pF	3.4 pF	3.8 pF
5	A <sub>O</sub>	= 2.0 pF	2.1 pF	1.8 pF
6	A <sub>2</sub>	= 1.8 pF	2.1 pF	1.5 pF
7	A <sub>1</sub>	= 1.9 pF	1.9 pF	1.6 pF
10	A <sub>5</sub>	= 2.0 pF	2.3 pF	1.9 pF
11	A <sub>4</sub>	= 1.9 pF	2.0 pF	1.5 pF
12	A <sub>3</sub>	= 2.1 pF	2.1 pF	1.8 pF
13	A <sub>6</sub>	= 2.2 pF	2.7 pF	1.8 pF
14	DOUT	= 2.8 pF	2.7 pF	2.8 pF
15	CAS	= 4.3 pF	5.0 pF	5.4 pF
	2 3 4 5 6 7 10 11 12 13 14	3 WRITE 4 RAS 5 A <sub>0</sub> 6 A <sub>2</sub> 7 A <sub>1</sub> 10 A <sub>5</sub> 11 A <sub>4</sub> 12 A <sub>3</sub> 13 A <sub>6</sub> 14 D <sub>OUT</sub>	3 WRITE = 3.5 pF 4 RAS = 4.0 pF 5 A <sub>0</sub> = 2.0 pF 6 A <sub>2</sub> = 1.8 pF 7 A <sub>1</sub> = 1.9 pF 10 A <sub>5</sub> = 2.0 pF 11 A <sub>4</sub> = 1.9 pF 12 A <sub>3</sub> = 2.1 pF 13 A <sub>6</sub> = 2.2 pF 14 D <sub>OUT</sub> = 2.8 pF	$\begin{array}{cccccccccccccccccccccccccccccccccccc$

APPENDIX V

16K DYNAMIC RAM

RECOMMENDED PARAMETER LIMITS

The second second second

#### 16K DYNAMIC RAM REV. G DATE CODE 7751 A.C. CHARACTERIZATION DATA OVERVIEW

		-55°C		25°C		110°C			RADC	P.S.
PARAMETER	SYMBOL	TYP.	W.C.		W.C	and a second	W.C.	UNITS	PROP.LIM.	Cond
Random Read or Write Cycle										
Time	RC	IN OR	DER TO	SET C	HIP T	EMPERAT	URE	NS	375Min	
Kead-Write Cycle Time	RWC			MUMININ				NS	375Min	
Page Mode Cycle Time	PC						WAS USI		225Min	
Access Time from RAS	TRAC	26	100	114	129	155	174	NS	200Max	i
Access Time from CAS	CAC	54	60	71	94	97	126	NS	135Max	•
	E	21	22	25	25	28	30	NS	50Max	2
Output buffer turn-off delay	•	21	16	-						
Output buffer turn-off delay	t RP	30	41	25 42	21 56	28	25 79	NS	OMin	1
AS precharge time	TRAS	76	87			55		NS	120Min	;
AS pulse width		12.14		100	112	132	150	NS	200Min	1 Heart
NS pulse width	RAS			REEN AT				US	10Max	and the
RAS hold time	RSH	48	56	61	70		92	NS	135Min	Liet
CAS hold time	CSH	118	125	135	143	156	172	NS	200Min	
CAS pulse width	CAS	53	60	70	78	91	107	NS	135Min	1
CAS pulse width	CAS			REEN AT		US		US	10Max	
RAS to CAS delay time	RCD	10.5	100	14	16	16.	5 22	NS	25Min	
RAS to CAS delay time	RCD	-	132		106	-	74	NS	65Max	
CAS to RAS precharge time	CRP	S -5	0 ove	r temp.	rang	e		NS	-20Min	
Row address set-up time	ASR	-6	-2	-9	-6	-10	-9.5	NS	OMin	2
Row Address hold time	RAH	10.5	12	14	16	16.	5 22	NS	25Min	1
Column Address set-up time	ASC	-14	-11	-18	-14	-25	-20	NS	-10Min	2
Column Address hold time	CAH	-	30			_	40	NS	55Min	1
Column Address hold time							The state of			
referenced to RAS	t AR	-	95	_	-	-	105	NS	120Min	1
Read command set-up time	RCS	-22	-19	-29	-25	-39	-33	NS	OMin	2
Read command hold time	RCH			Screen		11 12 12 12 12 12 12 12 12 12 12 12 12 1		NS	OMin	
write command hold time	HCM	24	28	32	38	-	52	NS	55Min	1
	"-"	-4	20	32	30	42	32	113	Jantin	
Write command hold time	LWCR	52		70	70	00	101	we	12044-	
referenced to RAS	t WP		61	70	79	90	104	NS	120Min	
write command pulse width	WP	11	12	16	19	19	25	NS	55Min	
Write command to RAS lead	t RWL								00111	
time	RWL	13	19	18	25	24	35	NS	80Min	1
Write command to CAS lead	A PORT									
ime	CMI	13	16	18	24	25	36	NS	80Min	1
Data-in set-up time to CAS	DS(C)	-10	- 7	-16	-12	-24	-19	NS	OMin	2
Data-in set-up time to WRITE	DS(W)	+1	+ 2	- 2	0	- 5	- 3	NS	1 OMin	1
Data-in hold time to CAS	DH(C)	17	21	23	27	31	36	NS	60 Min	1
Data-in hold time to WRITE	DH(W)	9	11	11	14	14	18	NS	60 Min	1
Data-in hold time referenced										
o RAS	DHR	51	57	63	72	84	101	NS	125 Min	1
AS precharge time (Page-mode			-							
only)	t CP	-	20	4	-	_	30	NS	80Min	
defresh period	REF			15 to 7	1 3 0	11000		MS	1. OMax	1
RITE command set-up time	WCS	-41	-36	-51	-46	-62	-56	NS NS	-20Min	2
CAS to WRITE delay	CMD	42	48	52	58	64				1
	RWD	70	79	92			73	NS	95Min	3
KAS to WRITE delay	KWD	10	19	92	101	120	131	NS	160Min	3

#### Temperatures are CASE

TYP.=All Voltages NOMINAL

W.C.=Voltages Worse Case by + 10%

P.S. Cond. 1=V<sub>DD</sub>=10.8V,V<sub>BB</sub>=-4.5V,V<sub>CC</sub>=5.0V

P.S. Cond. 2=V<sub>DD</sub>=13.2V,V<sub>BB</sub>=-5.5V,V<sub>CC</sub>=5.0V P.S. Cond. 3=V<sub>DD</sub>=10.8V,V<sub>BB</sub>=-5.5V,V<sub>CC</sub>=5.0V

Above data taken with transition times (tT Rise and Fall) of 3-5NS

Input Levels: Vihc:2.7v,Vih=2.4v,Vil=0.8v measurement points were 1.5v to 1.5v levels

al analysis and the said

### 16K DYNAMIC RAM REV. G DATE CODE 7751 D.C. CHARACTERIZATION DATA OVERVIEW

PARAMETER	SYMBOL	-5 TYP.	5°C W.C.	TYP.	°c w.c.	110° TYP.	w.c.	UNITS	RADC PROP.LIM.	P.S. COND.	NOTES
OPERATING CURRENT RAS, CAS CYCLING	IDD 1 CC 1	23.3	27.4 149	22.0	25.5 151	21.0	24.4 154	MA µA	40Max 600Max	2	1 2
ERC=375NS	IBB 1	98	249	49	120	29	73	μΑ	400Max	2	
STANDBY CURRENT RAS, CAS-VIHC	I <sub>DD 2</sub> I <sub>CC 2</sub>	0.47	0.54	0.33	0.39	0.23	0.29	μA μA	1.5Max 10Max	2	
DOUT-HIGH IMPEDANCE		0.8	1.5	0.5	0.5	1.0	1.0	μА	100Max	2	Sept 2
REFRESH CURRENT RAS CYCLING	I <sub>DD 3</sub>	15.3	15.8	14.3	14.7	13.6	14.0	μА	27Max	2	1
CAS=VIHC	I <sub>CC</sub> 3	-	-	1		-	1	μA	10Max		
CAS= THC	I <sub>BB 3</sub>	S	EE BB 1		100			μΑ	400Max	2	
PAGE MODE CURRENT	I <sub>DD</sub> 4	P	AGE MODE	NOT TE	STED			MA	27Max	2	1
RAS-VIL CAS CYCLING	I <sub>CC 4</sub>	PI	PROPOSED LIMITS GUARANTEED						1000Max	1	2
*PC=225NS	IBB 4							μΑ	400Max	2	100
INPUT HIGH VOLTAGE RAS, CAS, WRITE	VIHC	1.84	1.82	1.66	1.76	1.56	1.65	v v	7.0Max 2.7Min	4	70 10
INPUT HIGH VOLTAGE AO-A6, DIN	v <sub>IH</sub>	1.82	2.0	1.72	1.9	1.62	1.8	v v	7.0Max 2.4Min	4	
INPUT LOW VOLTAGE ALL INPUTS	v <sub>IL</sub>	1.52	1.42	1.38	1.28	1.24	1.1	V V	-1.0Min 0.8Max	5	2 1 1 1
INPUT LEAKAGE	I <sub>I(L)</sub>	MEA	NO DISCERNIBLE LEAKAGE WAS MEASURABLE ON TEKTRONIX TYPE 576 CURVE TRACER						-10Min +10Max -10Min	Cary Endison access	15 301+ 1 101-1
200	I <sub>0(L)</sub>		NANOAMP					MA	+10Max		
OUTPUT HIGH VOLTAGE  OUT=-5.0MA	v <sub>OH</sub>	3.5	3.4	3.7	3.6	4.0	3.9	v	2.4Min	3	
OUTPUT LOW VOLTAGE	<u> </u>			3.7	3.0	4.0	3.7		2,41111	67	
1 <sub>OUT=4.2MA</sub>	VOL		0.09	-	0.13	_	0.19	v	0.4Max	3	
INPUT CAPACITANCE							12.7	1000			
AO-A6, DIN	c <sub>11</sub>				2.2	-	-	pFd	5Max	NOMINAL	3
INPUT CAPACITANCE										S 18 18 18	2112 1 37
RAS, CAS, WRITE	C <sub>12</sub>		- 1		4.3	-	-	pFc	10Max	NOMINAL	3
OUTPUT CAPACITANCE	Co	-	-16		2.8	-	-	pFd	7Max	NOMINAL	3

TEMPERATURES ARE <u>CASE</u>

TYP.=ALL VOLTAGES NOMINAL

W.C.=VOLTAGES WORSE CASE (SEE P.S. COND.)

P.S. COND.


1 V<sub>DD</sub>=10.8V, V<sub>BB</sub>=-4.5V, C<sub>CO</sub>=5.5V 2 V<sub>DD</sub>=13.2V, V<sub>BB</sub>=-4.5V, V<sub>CC</sub>=5.0V 3 V<sub>DD</sub>=13.8V, V<sub>BB</sub>=-5.5V, V<sub>CC</sub>=4.5V 4 V<sub>DD</sub>=13.2V, V<sub>BB</sub>=-5.5V, V<sub>CC</sub>=5.0V

5 VDD=10.8V, VBB=-4.5V, VCC=5.0V

NOTES: 1) DEPENDS ON CYCLE RATE
2) DEPENDS ON OUTPUT LOAD. (ONE SCHOTTKY
TTL + 50pFd) ALTERNATING "1", "0" PATTERN IS WORSE CASE.

3) MEASUREMENTS MADE USING A BOONTON MOD 75B-S8 CAPACITANCE BRIDGE, 1.0MHZ, 20MV P-P.

The second second




EAD CYCLE

ON 1 CARE

NOTE: 4,= 3-SNS

A Company of the Company



# APPENDIX VI

#### 16K DYNAMIC RAM

#### TEST ALGORITHMS

NOTE: The tests described here-in were used for characterization only and in no way reflect what should or should not be used for production testing.

#### 16K DYNAMIC RAM

Pattern 1 - Address Complement, Data Background = Y-BAR

This pattern produces a checkerboard and its complement in an inter-digited array. It produces maximum address line noise and checks the decoder dynamic response times. It is performed in the following manner.

- Step 1 Perform 8 pump cycles
- Step 2 Load memory with background data
- Step 3 Read entire memory (DATA Verification)
- Step 4 Read minimum address location
- Step 5 Read maximum address location
- Step 6 Read location min. +1
- Step 7 Read location max. -1
- Step 8 Continue incrementing and decrementing from min. and max. locations until all locations have been read
- Step 9 Repeat steps 2 through 8 with complement data

Test Time = 3N x cycle time + 8 cycles

Pattern 2 - Shifting Diagonal, Initial Data Background = Major Diagonal

This pattern is a good test for sense line imbalance and response plus restore noise in addition to multiple selection. It is performed in the following manner.

- Step 1 Perform 8 pump cycles
- Step 2 Load memory with data background, scan from minimum location to maximum location
- Step 3 Read data in the memory, scan from maximum location to minimum location
- Step 4 Repeat steps 2 and 3, each time shifting the diagonal by one until it has occupied every position in the memory (128 Load/Read scans)
- Step 5 Repeat steps 2 through 4 with complement data

Test Time = 256N x cycle time + 8 cycles

## Pattern 3 - March Data, Data Background = All "0"

This pattern tests for address uniqueness and multiple selection. It is performed in the following manner.

- Step 1 Perform 8 pump cycles
- Step 2 Load memory with background data
- Step 3 Read location 0
- Step 4 Write data complement in location 0
- Step 5 Read data complement in location 0
- Step 6 Repeat steps 3 through 5 for all other locations in the memory (sequentially)
- Step 7 Read data complement at MAX. location
- Step 8 Write data at MAX. location
- Step 9 Read data at MAX. location
- Step 10 Repeat steps 7 through 9 for all other locations in the memory (decrementing from MAX. location to MIN. location)
- Step 11 Repeat steps 3 through 10 with data background of all "1"

Test Time = 14N x cycle time + 8 pump cycles

#### Pattern 4 - Static Refresh (Periphery Retention)

This pattern tests for periphery retention time by attempting to write after a lengthy pause. This test is performed at 110°C (CASE) only and is not used to measure the retention time of the periphery circuits but to ensure that they will hold for at least 5 MS. It is performed in the following manner.

- Step 1 Perform 8 pump cycles
- Step 2 Load memory with all "0"s
- Step 3 Read memory, all "0"s
- Step 4 Pause (stop all clocks) 5 MS
- Step 5 Load memory with all "1"s
- Step 6 Read memory, all "1"s
- Step 7 Pause (stop all clocks) 5 MS
- Step 8 Load memory with all "0"s
- Step 9 Read memory, all "0"s

Test Time = 6N x cycle time + 8 cycles + 10 MS

man con a minima of

#### Pattern 5 - Refresh Test (Cell Retention)

This test is used to check the retention time of the memory cells under dynamic conditions. It is done at high temperatures only and is performed in the following manner.

Step 1 - Perform 8 pump cycles

Step 2 - Load memory with DATA as shown below

Step 3 - Read entire memory (DATA verification)

Step 4 - Alternate reading between LOC. 63 and LOC. 64\*

Step 5 - Read entire memory

Step 6 - Load memory with DATA

Step 7 - Repeat steps 3 through 5

\* Refresh (t<sub>REF</sub>) = # reads x cycle time

NOTE: DATA is not complemented on A6

Pattern 6 - Extended Cycle Test (10 As), Data Background = X-BAR

This test is used to verify the 10 As max limit on RAS and CAS pulse width. Front and back edge timing is held to normal cycle timing while the cycle is increased to allow 10 As of RAS and CAS active time (low level). It is performed in the following manner.

Step 1 - Perform 8 pump cycles

Step 2 - Write data in location 0

Step 3 - Read data in location 0

Step 4 - Repeat steps 2 and 3 for all other locations in the memory (sequentially)

Step 5 - Repeat steps 2 through 4 with complement data.

Test Time = 4N x cycle time + 8 pump cycles

# Pattern 7 - Continuous Read, Data Background = X-BAR

This pattern is used to allow the maximum amount of current ( $I_{CC}$ ) to be drawn from the  $V_{CC}$  power supply. It is performed in the following manner with normal cycle timing. It also applies to  $I_{DD}$  and  $I_{BB}$  currents.

Step 1 - Perform 8 pump cycles

Step 2 - Load memory with background data

Step 3 - Sequentially read entire memory

Step 4 - Repeat step 3 as many times as necessary to achieve a stabilized current reading

Test Time - Undefined

**☆U.S. GOVERNMENT PRINTING OFFICE:** 1979-614-023/88

# MISSION of Rome Air Development Center

Here over the control of the control

